In the example attached, a Register and a Sample and Hold are included within the model to show their behave. The Sample and Hold stores it's sampled input signal at the output until the next rising edge of the clock signal appears. The Register produces a delay of n clock ticks. For more details refer to the technical references of these elements.